

LC²MOS **Quad SPST Switches**

ADG201A/ADG202A


FEATURES 44V Supply Maximum Rating ±15V Analog Signal Range Low R_{ON} (60 Ω) Low Leakage (0.5nA) **Break Before Make Switching Extended Plastic Temperature Range** $(-40^{\circ}C \text{ to } +85^{\circ}C)$ Low Power Dissipation (33mW) Available in 16-Lead DIP/SOIC and 20-Lead PLCC/LCCC Packages Superior Second Source: ADG201A Replaces DG201A, HI-201 **ADG202A Replaces DG202**

GENERAL DESCRIPTION

The ADG201A and ADG202A are monolithic CMOS devices comprising four independently selectable switches. They are designed on an enhanced LC2MOS process which gives an increased signal handling capability of ± 15 V. These switches also feature high switching speeds and low RON.

The ADG201A and ADG202A consist of four SPST switches. They differ only in that the digital control logic is inverted. All devices exhibit break before make switching action. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC "1" INPUT

PRODUCT HIGHLIGHTS

1. Extended Signal Range:

These switches are fabricated on an enhanced LC²MOS process, resulting in high breakdown and an increased analog signal range of $\pm 15V$.

2. Single Supply Operation:

For applications where the analog signal is unipolar (0V to 15V), the switches can be operated from a single +15V supply.

3. Low Leakage:

Leakage currents in the range of 500pA make these switches suitable for high precision circuits. The added feature of Break before Make allows for multiple outputs to be tied together for multiplexer applications while keeping leakage errors to a minimum.

ADG201A IN	ADG202A IN	SWITCH CONDITION		
0	1	ON		
1	0	OFF		

Table I. Truth Table

$\label{eq:additions} \textbf{ADG201A/ADG202A} - \textbf{SPECIFICATIONS} \; (\textbf{V}_{\text{DD}} = +15 \text{V}, \, \textbf{V}_{\text{SS}} = -15 \text{V}, \, \text{unless otherwise specified})$

	ΚV	ersion	вv	ersion	TV	ersion	[
Parameter	25°C	−40°C to +85°C	25°C	-40°C to +85°C	25°C	−55°C to +125°C	Units	Test Conditions
ANALOG SWITCH								
Analog Signal Range	±15	± 15	±15	±15	±15	±15	Volts	
R_{ON}	60		60		60		Ωtyp	$-10V \leq V_S \leq +10V$
	90	145	90	145	90	145	Ωmax	I _{DS} = 1.0mA Test Circuit 1
R_{ON} vs. $V_{D}(V_{S})$	20		20		20		% typ	
R _{ON} Drift	0.5		0.5		0.5		%/°C typ	
R _{ON} Match	5		5		5		%typ	$V_S = 0V, I_{DS} = 1mA$
$I_{S}(OFF)$	0.5		0.5		0.5		nA typ	$V_D = \pm 14V$; $V_S \mp 14V$; Test Circuit 2
OFF Input Leakage	2	100	2	100	1	100	nA max	
$I_D(OFF)$	0.5		0.5		0.5		nA typ	$V_D = \pm 14V$; $V_S = \mp 14V$; Test Circuit 2
OFF Output Leakage	2	100	2	100	1	100	nA max	
$I_{D}(ON)$	0.5		0.5		0.5		nA typ	$V_D = \pm 14V$; Test Circuit 3
ON Channel Leakage	2	200	2	200	1	200	nA max	b = 1117, rest should
DIGITAL CONTROL								
V _{INH} , Input High Voltage		2.4		2.4		2.4	Vmin	
V _{INL} , Input Low Voltage		0.8		0.8		0.8	V max	
I _{INL} or I _{INH}		1		1		1	μA max	
DYNAMIC CHARACTERISTICS								
t _{OPEN}	30		30		30		ns typ	,
t_{ON}^{-1}	300		300		300		ns max	Test Circuit 4
toff	250		250		250		ns max	Test Circuit 4
OFF Isolation	80		80		80		dB typ	$V_S = 10V(p-p); f = 100kHz$
Channel-to-Channel Crosstalk	00		00		90		ID.	$R_L = 75\Omega$; Test Circuit 6
C _S (OFF)	80 5		80 5		80 5		dB typ pF typ	Test Circuit 7
$C_{\rm D}({\rm OFF})$	5		5		5		pF typ pF typ	
$C_D, C_S(ON)$	16		16		16		pF typ	
C _{IN} Digital Input Capacitance	5		5		5		pF typ	
Q _{INJ} Charge Injection	20		20		20		pC typ	$R_S = 0\Omega$; $C_L = 1000pF$; $V_S = 0V$ Test Circuit 5
POWER SUPPLY								
$I_{ m DD}$	0.6		0.6		0.6		mA typ	Digital Inputs = V _{INL} or V _{INH}
I_{DD}		2		2		2	mA max	
I_{SS}	0.1		0.1		0.1		mA typ	
I _{ss}		0.2		0.2		0.2	mA max	
Power Dissipation		33		33		33	mW max	

NOTES

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = +25^{\circ}C \text{ unless otherwise stated})$

V to V	Power Dissipation (Any Package)
V_{DD} to V_{SS}	Up to $+75^{\circ}$ C
$ m V_{DD}$ to GND $$	Derates above +75°C by 6mW/°C
V_{SS} to GND	
Analog Inputs ¹	Operating Temperature
	Commercial (K Version) -40° C to $+85^{\circ}$ C
Voltage at S, D V_{SS} -0.3V to	Industrial (B Version)40°C to +85°C
$ m V_{DD} + 0.3V$	
Continuous Current, S or D 30mA	Extended (T Version)55°C to +125°C
Pulsed Current S or D	Storage Temperature Range -65° C to $+150^{\circ}$ C
	Lead Temperature (Soldering 10sec) +300°C
lms Duration, 10% Duty Cycle 70mA	1 (6 /
Digital Inputs ¹	
Voltage at IN V_{SS} -2V to	NOTE
$V_{DD} + 2V_{OT}$	NOTE
DE.	Overvoltage at IN, S or D will be clamped by diodes. Current should be
20mA, Whichever Occurs First	limited to the Maximum Rating above.

^{*}COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time.

¹Sample tested at 25°C to ensure compliance.

Specifications subject to change without notice.

CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



ORDERING GUIDE


Model ¹	Temperature Range	Package Option ²
ADG201AKN	-40°C to +85°C	N-16
ADG201AKR	-40° C to $+85^{\circ}$ C	R-16A
ADG201AKP	-40°C to $+85^{\circ}\text{C}$	P-20A
ADG201ABQ	-40°C to $+85^{\circ}\text{C}$	Q-16
ADG201ATQ	-55°C to +125°C	Q-16
ADG201ATE	-55°C to +125°C	E-20A
ADG202AKN	-40°C to +85°C	N-16
ADG202AKR	$-40^{\circ}\text{C to} + 85^{\circ}\text{C}$	R-16A
ADG202AKP	$-40^{\circ}\text{C to} + 85^{\circ}\text{C}$	P-20A
ADG202ABQ	$-40^{\circ}\text{C to} + 85^{\circ}\text{C}$	Q-16
ADG202ATQ	−55°C to +125°C	Q-16
ADG202ATE	−55°C to +125°C	E-20A


NOTES


¹To order MIL-STD-883, Class B processed parts, add/883B to T grade part numbers. See Analog Devices Military Products Databook (1990) for military data sheet.

²E = Leadless Ceramic Chip Carrier (LCCC); N = Plastic DIP; R = 0.15" Small Outline IC (SOIC); P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip.


PIN CONFIGURATIONS







ADG201A/ADG202A FUNCTIONAL DIAGRAM








Figure 1. Typical Digital Input Cell

ADG201A/ADG202A—Typical Performance Characteristics


The switches are guaranteed functional with reduced single or dual supplies down to 4.5V.




 R_{ON} as a Function of V_D (V_S): Dual Supply Voltage




 R_{ON} as a Function of V_D (V_S): Single Supply Voltage




Leakage Current as a Function of Temperature (Note: Leakage Currents Reduce as the Supply Voltages Reduce)



Trigger Level vs. Power Supply Voltage: Dual or Single Supply Voltage





Switching Time vs. Supply Voltage (Dual Supply)




Switching Time vs. Supply Voltage (Single Supply)

Test Circuits — ADG201A/ADG202A









Test Circuit 1


Test Circuit 2


Test Circuit 3






Test Circuit 4






Test Circuit 5. Charge Injection



Test Circuit 6. Off Isolation



Test Circuit 7. Channel-to-Channel Crosstalk


ADG201A/ADG202A

	TERMINOL	OGY	t_{ON}	Delay time between the 50% and 90% points of
	$\begin{array}{c} R_{ON} \\ R_{ON} \; Match \\ I_{S} \; (OFF) \end{array}$	Ohmic resistance between terminals OUT and S Difference between the R _{ON} of any two channels Source terminal leakage current when the switch is off	$t_{ m OFF}$	the digital input and switch "ON" condition Delay time between the 50% and 90% points of the digital input and switch "OFF" condition "OFF" time measured between 50% points of
	I_D (OFF)	Drain terminal leakage current when the switch is off		both switches, which are connected as a multi- plexer, when switching from one address state to another Maximum Input Voltage for a Logic Low Minimum Input Voltage for a Logic High Input current of the digital input Most positive voltage supply Most negative voltage supply Positive supply current Negative supply current
	$I_{D}(ON)$	Leakage current that flows from the closed switch into the body	$egin{array}{lll} V_{INL} & V_{INH} & & & & & & & & & & & & & & & & & & &$	
	$V_{D}(V_{S})$ $C_{S}(OFF)$	Analog voltage on terminal D, S Switch input capacitance "OFF" condition		
	C_{D} (OFF) C_{IN}	Switch output capacitance "OFF" condition Digital input capacitance	V_{SS} I_{DD}	
•	$C_D, C_S(ON)$	Input or output capacitance when the switch is on	I_{SS}	


MECHANICAL INFORMATION

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



20-Terminal Leadless Ceramic Chip Carrier (E-20A)



20-Terminal Plastic Leaded Chip Carrier

